|
Документ взят из кэша поисковой машины. Адрес
оригинального документа
: http://www.naic.edu/~phil/td/atod.html
Дата изменения: Tue Nov 29 02:22:08 2011 Дата индексирования: Tue Oct 2 00:31:48 2012 Кодировка: Поисковые слова: winter solstice |
The tiedown system uses a signal conditioning
board (designed by christian bonilla) that has a pico fuse, voltage
dividing
resistor, and varistor. This feeds the z-world atod board.
The AtoD board has an analog multiplexor,
optional
opamps with unity gain, and an AtoD converter. The signals enter on the
sigConditioning board connector J1 pins 2 thru 17 and exit on J2 pins 2
through 32. The table below shows the signals that feed the signal
conditioning/atod
board.
|
|
Inp J1 out J2 |
(volts) |
(kOhms) |
Input |
Mode |
|
| LdC1com | 2,2 | 0 to 2.5 | R1 short | AN0- | 10 uniPol Dif | 1 (a) |
| LdC1sig | 3,4 | 0 to 2.5 | R2 short | AN0+ | 10 uniPol Dif | 1 (a) |
| N24 | 4,6 | -24 to 0 | R3 99.5 | AN1- | 1 biPol SE- | none |
| P24 | 5,8 | 0 to 24 | R4 99.5 | AN1+ | 8 uniPol SE+ | none |
| not_sed | 6,10 | R5 open | AN2- | |||
| not_used | 7,12 | R6 open | AN2+ | |||
| I_monp | 8,14 | R7 46.2 | AN3- | 1 biPol SE + | none | |
| Spd_mon | 9,16 | R8 46.2 | AN3+ | 0 biPol SE + | none | |
| LdC2.com | 10,18 | 0 to 2.5 | R9 short | AN4- | 10 uniPol Dif | 1(a) |
| LdC2sig | 11,20 | 0 to 2.5 | R10 short | An4+ | 10 uniPol Dif | 1 (a) |
| Enc5Volts | 12,22 | 0 to 5 | R11 12.1 | AN5- | 9 uniPol SE- | none |
| PcuInput | 13,24 | R12 99.5 | AN5+ | 0 biPol SE + | none | |
| Brk24- | 14,26 | 0 to 24 | R13 99.5 | AN6- | 10 uniPol dif | 1(a) |
| Brk24+ | 15,28 | 0 to 24 | R14 99.5 | An6+ | 10 uniPol dif | 1(a) |
| VelFdBk- | 16,30 | -10 to 10 | R15 46.2 | AN7- | 2 biPol dif | 1 (a) |
| VelFdBk+ | 17,32 | -10 to 10 | R16 46.2 | AN7+ | 2 biPol dif | 1 (a) |
| Description |
pin
(1..16) |
| Little
star digital inputs |
|
| phase undervoltage realy |
LS 1 |
| E STOP |
LS 2 |
| Psr4 PowerSupply fault |
LS 3 |
| PCU in manual (swicth on pendant) |
LS 4 |
| PCU drive on (1:on) |
LS 5 |
| Door open |
LS 6 |
| Safety (1:ok, 0 openned) |
LS 7 |
| Psr4 MasterContactor (1:closed
power,0:open power removed) |
LS 8 |
| Td block not lifted |
LS 9 |
| PowerSupply master contactor
relay |
LS 10 |
| Control room emg stop |
LS 11 |
| 1 pps |
LS 12 |
| Up directional limit Relay (1:
not reached, 0 :reached) |
LS 13 |
| Down directional limit
Relay (1: not reached,0:reached) |
LS 14 |
| Amplifier output fault (1: no
fault: 0:faults) |
LS 15 |
| Amplifier foldback (1:
notInFoldback,0: in foldback) |
LS 16 |
| Universal i/o board #1 (note bits are
number from 1 not 0) |
|
| Drive OverTemp |
UIO1 1 |
| Drive OK (1: energized,0:not
energized) |
UIO1 2 |
| Motor HiTempOk |
UIO1 3 |
| Up final limit (1 not reached,
0: reached) |
UIO1 4 |
| Down final limit (1 not reached,
0:reached) |
UIO1 5 |
| Up directional limit (1: not
reached, 0: reached) |
UIO1 6 |
| Down directional limit (1: not
reached,0:reached) |
UIO1 7 |
| Hardware watchdog |
UIO1 8 |
| PCU emg stop |
UIO1 9 |
| Reset monitor |
UIO1 10 |
| PCU on (is connected) |
UIO1 11 |
| Alarm relay ( 1: energized, 0:
not energized) |
UIO1 12 |
| Control room emgStop Relay |
UIO1 13 |
| Brakes off Monitor |
UIO1 14 |
| Brakes off Command monitoring |
UIO1 15 |
| PCU reset push button. |
UIO1 16 |
| Universal i/o board #2 (note bits are number from 1 not 0) | |
| Cabinet over temp. |
UIO2 1 |
| Power On monitor |
UIO2 2 |